o **(#**

PALM INTRANET

Day: Sunday Date: 1/28/2007

Time: 14:01:22

Content Information for 10/699813

Search And	other: App	lication#	Searcl	01	r Patent#	Search
	PCT /	/	Search	or PC	G PUBS #	Search
	Attori	ney Docket # [Search	
	Bar C	ode#	Se	earch		
Appln Info	Contents	Petition Info	Atty/Agent I	nfo	Continuity/Reexam	Foreign D

Appln Info	Con	tents	Petition Info	Atty/Agent Info	Continuity/Reexam	Foreign Data		
Date		Status	Code	Description				
12/22/200)6		P574	PARALEGAL T	D ACCEPTED			
12/11/200)6		DIST	TERMINAL DIS	CLAIMER FILED			
12/11/200)6		DIST	TERMINAL DIS	CLAIMER FILED			
12/18/200)6		FWDX	DATE FORWAR	RDED TO EXAMINER			
12/11/200)6	71	A	RESPONSE AFT	TER NON-FINAL ACTIO	N		
09/12/200)6	41	MCTNF	MAIL NON-FIN	AL REJECTION			
09/11/200)6	40	CTNF	NON-FINAL RE	JECTION			
11/04/200)3		IDSC	INFORMATION	DISCLOSURE STATEM	ENT CONSID		
11/04/200)3		M844	INFORMATION	DISCLOSURE STATEM	IENT (IDS) FII		
09/05/200)6		DOCK	CASE DOCKET	ED TO EXAMINER IN G	AU		
05/09/200)6		C.AD	CORRESPONDENCE ADDRESS CHANGE				
05/09/200)6		PA	CHANGE IN POWER OF ATTORNEY (MAY INCLUI				
04/05/200)6		DOCK	CASE DOCKETED TO EXAMINER IN GAU				
03/21/200)6	,	DOCK .	CASE DOCKETED TO EXAMINER IN GAU				
03/03/200	6	again (p. a	DOCK	CASE DOCKETED TO EXAMINER IN GAU				
03/16/200)5		DOCK	CASE DOCKET	ED TO EXAMINER IN G	AU		
03/24/200)4		TSSCOMP	IFW TSS PROCI	ESSING BY TECH CENT	ER COMPLET		
03/24/200)4	30	DOCK	CASE DOCKET	ED TO EXAMINER IN G	AU		
02/02/200)4	20	WROIPE	APPLICATION :	RETURN FROM OIPE			
02/03/200)4		COMP	APPLICATION	IS NOW COMPLETE			
02/03/200)4		W/OA	PRE-EXAM OF	FICE ACTION WITHDRA	WN		
02/02/200	4	18	ROIPE	APPLICATION	RETURN TO OIPE			
02/02/200)4	20	WROIPE	APPLICATION	RETURN FROM OIPE			
02/02/200	2004 18 ROIPE			APPLICATION	RETURN TO OIPE			
02/02/200)4	20	OIPE	APPLICATION	DISPATCHED FROM OI	PE		

02/03/2004		COMP	APPLICATION IS NOW COMPLETE
01/27/2004		L194	CLEARED BY OIPE CSR
01/27/2004		CLSS	CASE CLASSIFIED BY L&R
12/22/2003		SCAN	IFW SCAN & PACR AUTO SECURITY REVIEW
11/04/2003	19	IEXX	INITIAL EXAM TEAM NN

Appln Info Contents Petition Info Atty/Agent Info Continuity/Reexam Foreign Da	Appln Info Co	ontents	Petition Info	Atty/Agent Info	Continuity/Reexam	Foreign Data
--	---------------	---------	---------------	-----------------	-------------------	--------------

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

PALM Intran	et					
Applicatior Number		Sut	omit			
DS Flag Cl IDS Information	earance for Ap	plication 1069	9813			
	Content	Mailroom Date	Entry Number	IDS Review	Last Modified	Reviewer
	M844	2003-11-04	22	Y 🗹	2006-09-08 08:59:38.0	PDharia
	Update					

Examiner: DHARIA, PRABODH

10/699813

Inventor: JEON , JIN, et al Status: 71 - RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER Title: SHIFT REGISTER AND A DISPLAY DEVICE USING THE SAME

All tab report (2 items, sorted by IDS ASC)

	Annot Aveill	Vanet Aveil Dec Cecto	Dete	Peges	Gonten (t	E ntry (*)	Entry # ReviewDate	Reviewer
1		SQI	11/04/2003	e e	M844	22	22 09/08/2006 08:59:38	PDharia
		1449	09/12/2006	-			N/A	

-Page 1 (printed by DHARIA, PRABODH on 01/28/2007 12:59:38)-

GAU: 2629 Classification: 345/100.000

}

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
		shift adj register\$1 and multiple and stages and connected first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and clock and signal and	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:28
L1	17037	shift adj register\$1 and multiple and stages and connected first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and each and multiple and stages and pull-up and means and providing and corresponding and first and second and clock	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:29
L2		shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and each and multiple and stages and pull-up and means and providing and corresponding and first and second and clock	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:30
L3	2387	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:30

L4	451	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:31
L5	403	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:31
L6	240	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and opposite and first and clock and signal and phase and opposite and first and clock and signal	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:31
L7	0	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:32
		clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and each and multiple and stages and pull-up and means and providing and corresponding and first and second and clock				

						·
L8	0	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and each and multiple and stages and pull-up and means	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:33
L9		shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:33
L10	132	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:34

L11	0	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and corresponding and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON .	2007/01/28 12:34
L12	132	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:35

L13	66	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input and node and pull-up and means and turning and pull-up and means and response and front and edge and input and signal and turning and off and pull-up and means and response and front and edge and output and signal and next and stage and pull-down	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:35

		•			
L14 66	shift adj register\$1 and multiple and stages and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input and node and pull-up and means and turning and pull-up and means and response and front and edge and input and signal and turning and off and pull-down and means and providing and first and power and voltage and output and terminal and pull-down and means and connected and input and node and pull-down and means and turning and off and pull-down and means and response and front and edge and input and node and pull-down and means and turning and off and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and output and signal and turning and pull-down and means and response and front and edge and output and signal and next and stage	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2007/01/28 12:35

L18 38 shift adj register\$1 and multiple same stage\$1 and connected and first and stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and first and multiple and stages and phase and opposite and first and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input and node and pull-up and means and turning and pull-up and means and turning and pull-up and means and tresponse and front and edge and input and signal and turning and off and pull-up and means and response and front and edge and output and signal and next and stage and pull-down and means and connected and input and node and pull-down and means and turning and off and pull-down and means and turning and off and pull-down and means and response and front and edge and input and node and pull-down and means and turning and off and pull-down and means and turning and pull-down and means and tersponse and front and edge and input and adge and output and signal and next and stage

					γ	
L19	38	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start and signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and means and turning and pull-up and means and response and front and edge and input and signal and turning and off and pull-up and means and response and front and edge and output and signal and next and stage and pull-down and means and providing and first and power and voltage and output and terminal and pull-down and means and connected and input and node and pull-down and means and turning and off and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and output and signal and turning and pull-down and means and response and front and edge and output and signal and next and stage	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:39

L20	38	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal and coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input and node and pull-up and means and response and front and edge and input and signal and turning and off and pull-up and means and providing and first and power and voltage and output and terminal and pull-down and means and connected and input and terminal and pull-down and means and connected and input and node and pull-down and means and response and front and edge and input and node and pull-down and means and turning and off and pull-down and means and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and re	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:39

L21 0	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled and input and terminal and shift and register and sequentially and outputting and output and signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input and node and pull-up and means and turning and pull-up and means and response and front and edge and input and signal and turning and off and pull-down and means and providing and first and power and voltage and output and terminal and pull-down and driving and means and connected and input and node and pull-down and means and connected and input and node and pull-down and means and response and front and edge and input and signal and means and response and front and edge and input and signal and turning and off and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and output and signal and next and signal	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:40
L22 44	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled and input and terminal and shift and register and sequentially	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 13:46
L23 32	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input and terminal and shift and register and sequentially	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:40
L24 11	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift and register and sequentially	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:47

L25	11	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift adj register and sequentially	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:41
L26	9	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift adj register same sequentially	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:47
L27	5	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift adj register same sequentially same outputting	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:41

	T			1		
L28	0	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift adj register same sequentially same outputting and output same signals and respective and stages and multiple and stages and including and odd and stages and receiving and first and clock and signal and even and stages and receiving and second and clock and signal and phase and opposite and first and clock and signal and multiple and stages and pull-up and means and (each or individual) and providing and correspond\$6 and first and second and clock and signals and output and terminal and pull-up and driving and means and connected and input and node and pull-up and means and turning and pull-up and means and response and front and edge and input and signal and turning and off and pull-up and means and roviding and first and power and voltage and output and terminal and pull-down and means and connected and input and node and pull-down and driving and means and connected and input and node and pull-down and means and turning and off and pull-down and means and turning and off and pull-down and means and turning and off and pull-down and means and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and turning and pull-down and means and response and front and edge and input and signal and next and stage	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:42
L29	5	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift adj register same sequentially same outputting and output same signals and respective and stages	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:42
L30	5	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift adj register same sequentially same outputting and output same signals and respective same stages	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 12:42

			- .			
L31	5	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled same input same terminal and shift adj register same sequentially and pull-up	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2007/01/28 12:47
L32		shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled and input and terminal and shift and register and sequentially and "345"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 13:44
L33	8	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled and input and terminal and shift and register and sequentially and pull-up	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 13:46
L34	. 5	shift adj register\$1 and multiple same stage\$1 and connected and first same stage and start same signal same coupled and input and terminal and shift and register and sequentially and pull-up and pull-down	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/28 13:46
S1	42168	display\$6 and cell\$1 same array\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:07
S2	-11136	display\$6 and cell\$1 same array\$6 and data same driv\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:07
S3	3532	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:07
S4	0	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substarte	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:08
S5	2197	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:08

S6	2197	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate\$1	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:08
S7	264	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate\$1 and gate same driv\$6 same shift adj register\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:10
S8	16	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate\$1 and gate same driv\$6 same shift adj register\$6 same cascade\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:31
S9		display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate\$1 and gate same driv\$6 same shift adj register\$6 same cascade\$6 same odd same reciev\$6 same clock\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:11
S10	3	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate\$1 and gate same driv\$6 same shift adj register\$6 same cascade\$6 same odd same receiv\$6 same clock\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:11
S11	10	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate\$1 and gate same driv\$6 same shift adj register\$6 same cascade\$6 and pull same down same up	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2006/09/08 09:32
S12	16	display\$6 and cell\$1 same array\$6 and data same driv\$6 and gate same driv\$6 and substrate\$1 and gate same driv\$6 same shift adj register\$6 same cascade\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:55
S13	705	jin and jeon	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:34
S14	31	jin and jeon and shift adj register\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:34

		EAST Search	i iliscoi y			
S15	20	jin and jeon and shift adj register\$6 and display	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2006/09/08 09:34
S16	12	jin and jeon and shift adj register\$6 and display and pull-up and pull-down	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:35
S17	6	jin and jeon and shift adj register\$6 and display and pull-up and pull-down and hyung and guel	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:36
S18	4	jin and jeon and shift adj register\$6 and display and pull-up and pull-down and hyung and guel and seung and hwan and moon	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:36
S19	1443	345/100.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:38
S20	1417	345/100.ccls. and display	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:38
S21	844	345/100.ccls. and display and shift adj register\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:38
S22	[*] 30	345/100.ccls. and display and shift adj register\$6 and pull-up and pull-down	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:38
S23	24	345/100.ccls. and display and shift adj register\$6 and pull-up and pull-down and capacitor\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:47
S24	24	345/100.ccls. and display and shift adj register\$6 and pull-up and pull-down and capacitor\$6 and clock\$6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:47

S25	15	345/100.ccls. and display and shift adj register\$6 and pull-up and pull-down and capacitor\$6 and clock\$6 and odd and even	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 09:52
S26	8	345/100.ccls. and display and shift adj register\$6 and cascade\$6 and pull-up and pull-down and capacitor\$6 and clock\$6 and odd and even	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 10:02
S27	11	345/88-100.ccls. and display and shift adj register\$6 and cascade\$6 and pull-up and pull-down and capacitor\$6 and clock\$6 and odd and even	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/08 10:15
S28	14	(345/88-100.ccls. or 315/169.13 or 340/666 or 340/784 or 349/149 or 377/78 or 377/64) and display and shift adj register\$6 and cascade\$6 and pull-up and pull-down and capacitor\$6 and clock\$6 and odd and even	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON ·	2006/09/08 10:17
S29	4129	345/100-105.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/27 16:39